Docket No.: 108347-00005

REMARKS

By the forgoing amendments, claims 16-24, 27, 28 and 30 have been amended, and claims 1-15 have been canceled, without prejudice. Thus, claims 16-30 currently are pending and are subject to examination in the above-captioned patent application. No new matter is added by the forgoing amendments, and these amendments are fully supported by the specification. Applicants respectfully request that the Examiner reconsider the above-captioned patent application in view of the foregoing amendments and the following remarks.

The Examiner objects to the title of the invention as being non-descriptive of the claimed invention. Applicants have amended the title of the invention and submit that the replacement title of the invention is descriptive of the claimed invention. Therefore, Applicants respectfully request that the Examiner withdraw the objections to the title of the invention.

The Examiner notes that the above-captioned patent application does not include an abstract of the disclosure. Applicants have amended the above-captioned patent application to include an abstract of the disclosure. Therefore, Applicants respectfully request that the Examiner withdraw the objections to the abstract of the disclosure.

The Examiner also objects to the arrangement of the specification as allegedly not including proper headings for each section of the application. Applicants are submitting a substitute specification in accordance with 37 C.F.R. § 1.121(b), which

Docket No.: 108347-00005

includes appropriate headings for each section. Therefore, Applicants respectfully request that the Examiner withdraw the objections to the specification.

Moreover, the Examiner objects to the drawings to as including reference numerals not mentioned in the specification. Applicants have amended figure 4 to replace the reference numeral 251 with the reference numeral 115, and have amended the specification to mention reference numerals 107 and 302. Therefore, Applicants respectfully request that the Examiner withdraw the objections to the drawings.

The Examiner objects to claims 16, 17, 19, 21, 22, and 30 as allegedly including informalities. Applicants have amended claims 16, 17, 19, 21, 22, and 30 in accordance with the Examiner's suggestions. Therefore, Applicants respectfully request that the Examiner withdraw the objections to claims 16, 17, 19, 21, 22, and 30.

The Examiner also rejects claims 16-30 under 35 U.S.C. § 112, ¶2, as allegedly being indefinite. Applicants have amended claims 16 23, 27, 28, and 30 to correspond to the Examiner's understanding of the claimed invention, as set forth in paragraphs 15-22 of the Office Action. Therefore, Applicants respectfully request that the Examiner withdraw the indefiniteness rejection of claims 16-30.

Moreover, the Examiner rejects claims 16-18, 21-27, and 29 under 35 U.S.C. § 102(e), as allegedly being anticipated by U.S. Patent No. 6,298,434 to Lindwer. Applicants respectfully traverse this anticipation rejection, as follows:

Java is an example of a Virtual Machine Language which is designed to run on a so-called Java Virtual Machine (JVM). The JVM defines an 8-bit instruction set - each TECH/253084.1

12

TECH/253084.1

Serial No.: 09/806,490

Docket No.: 108347-00005

instruction is called a "bytecode". In practice, JVMs are emulated using processors such as Pentium[™] processors. This requires a translation to be made between the 8 bit Java instructions and the 32 bit instructions used by Pentium processors.

The starting point for the present invention is a desire to provide a low cost, but still efficient, Java based microprocessor, such as might be used in extremely low cost applications. This means that the memory requirements are relatively low, and the architecture may be relatively simple. In known systems, it has been proposed to achieve relatively low memory requirements by designing a microprocessor which directly executes Java bytecode, i.e., the microprocessor has a physical structure and mode of operation corresponding to a JVM. However, many of the JVM instructions are very costly to implement in hardware. This means that such a Java processor must either be complex (costly) or it must implement some of the complicated JVM instructions via a subroutine mechanism (which carries a speed penalty).

In order to reduce the overheads of implementing Virtual Machine bytecode, such as JVM instructions, the inventors of the present invention have recognized that it is advantageous to first transform the Virtual Machine bytecodes into 8 bit instructions which have a structure which allows directly executable (simple) instructions to be easily distinguishable from instructions which are implemented by a subroutine call (the translation between the Virtual Machine bytecodes and the 8 bit instructions is easily achieved using for example a one-to-one mapping mechanism). While the translation step itself involves some processing overheads, this is more than compensated for by

13

Docket No.: 108347-00005

the fast subroutine call mechanism which translation facilitates. It is *at least* the operation on <u>translated</u> 8 bit instructions which distinguishes the claimed invention from the known architectures for executing Virtual Machine bytecode.

The Examiner asserts that Lindwer discloses or suggests a microprocessor system having all of the features defined in claim 16 of the present application. In particular, the Examiner asserts that Lindwer teaches a microprocessor system for executing Virtual Machine bytecodes which have been translated into respective 8-bit microprocessor instructions. However, Applicants respectfully disagree with the Examiner's asserts, and submit that Lindwer does not disclose or suggest a microprocessor system for executing Virtual Machine bytecodes which have been translated into respective 8-bit microprocessor instructions, as set forth in independent claim 16.

Specifically Lindwer teaches a processor core plus a pre-processing unit for translating Virtual Machine bytecodes (Java) into instructions which can be directly executed by the processor core. It is stated in column 4, lines 36 to 38, that the processor core may be a RISC-type core of the MIPS type. Such processors all use a 32-bit instruction set. The pre-processor of Lindwer therefore converts 8-bit JVM bytecodes into 32-bit RISC instructions. It is not the case that Lindwer discloses or suggests a microprocessor system for executing Virtual Machine bytecodes which have been translated into respective 8-bit microprocessor instructions.

Docket No.: 108347-00005

In particular, the Office Action refers repeatedly to the "8-bit" instructions described in Lindwer as corresponding to the 8-bit instructions referred to in claim 16. However, the only 8-bit instructions of Lindwer are the JVM bytecodes. The 8-bit instructions of claim 16 are not the Virtual Machine bytecodes, but rather are the translated Virtual Machine bytecodes. This is a very significant point. As already highlighted above, JVM instructions can be costly to implement in a dedicated JVM processor. By first translating the JVM instructions into 8-bit bytecodes which are more easily executable (translation may be done offline, e.g. by a suitable "compiler" program, or on-the-fly during execution of a JVM program), a cheaper and more efficient microprocessor can be produced. Therefore, Applicants respectfully request that the Examiner withdraw the anticipation rejection of independent claim 16.

Claims 17, 18, 21-27, and 29 depend from independent claim 1. Therefore, Applicants respectfully request that the Examiner withdraw the anticipation rejection of claims 17, 18, 21-27, and 29.

The Examiner rejects claims 19, 20, and 28 under 35 U.S.C. § 103(a), as allegedly being rendered obvious by Lindwer in view of various other references. However, claims 19, 20, and 28 depend from independent claim 16, and for the reasons set forth above, Applicants submit that independent claim 16 is allowable. Therefore, Applicants respectfully request that the Examiner withdraw the obviousness rejection of claims 19, 20, and 28.

Serial No.: 09/806,490 Docket No.: 108347-00005

The Examiner rejects independent claim 30 under 35 U.S.C. § 103(a), as allegedly being rendered obvious by Lindwer in view of U.S. Patent No. 4,937,783 to Lee and further in view of U.S. Patent No. 5,937,193 to Evoy. Specifically, the Examiner asserts that in Lindwer, "special virtual machine instructions are simply converted and sent to the processor core for execution," and that "there must be means for analyzing the virtual machine instructions to determine what type they are."

Applicants respectfully disagree with the Examiner's assertion.

In particular, in Lindwer, the special virtual machine instructions are <u>not</u> simply converted and sent to the processor core for execution. Instead, the pre-processor of Lindwer comprises intelligence which analyses the JVM program as a whole to see if sections of that code are best executed using subroutines. Secondly, the pre-processor of Lindwer does not analyze the JVM instructions to determine what type they are. Specifically, **JVM instructions do not have a type in respect of whether they correspond to fixed or user defined operations**. More specifically, Lindwer does not detect the presence of a distinguished bit to determine type because **such a bit is not present in JVM instructions**. Therefore, Applicants respectfully request that the Examiner withdraw the obviousness rejection of claim 1.

Docket No.: 108347-00005

CONCLUSION

Applicants respectfully submit that the above-captioned patent application is in condition for allowance, and such an issuance of a Notice of Allowance are earnestly solicited. Should the Examiner determine that any further action is necessary to place this application into better form, the Examiner is encouraged to telephone the undersigned representative at the number listed below. Applicants are filing a Petition For Extension of Time with this response, and are enclosing a check in the amount of \$210.00 covering the requisite small entity fee for such an extension. Nevertheless, in the event of any variance between the fees determined by Applicants and those determined by the U.S. Patent and Trademark Office, please charge any such variance

to the undersigned's Deposit Account No. 01-2300.

Respectfully submitted,

Timothy J. Churna

Attorney for Applicants Registration No. 48/340

Customer No. 004372
ARENT FOX, PLLC
1050 Connecticut Ave., N.W., Suite 400
Washington, D.C. 20036-5339
Telephone No. (202) 715-8434
Facsimile No. (202) 638-4810

GEO/TJC/elz

Enclosures: F

Petition for Extension of Time Substitute Specification

Marked-Up Copy of Specification

Figure 4 (Replacement and Marked-Up Copy)

A MICROPROCESSOR SYSTEM FOR EXECUTING TRANSLATED VIRTUAL MACHINE BYTECODESMICROPROCESSOR RECEIVEL

JUL 2 9 2004

FIELD OF THE INVENTION

Technology Center 2100

The present invention relates to a simplified instruction set microprocessor. More particularly, though not necessarily, the invention relates to a microprocessor which may be used to implement a version of the Java Virtual Machine.

BACKROUND TO THE INVENTION

High level language oriented computer architectures have been known for many years, but until now few of them have been successful commercially. Currently, the most popular computer architectures are either general-purpose Complex Instruction Set Computers (CISC) such as the Intel 80x86 family of microprocessors, or general-purpose Reduced Instruction Set Computers (RISC).

The success of the Java programming language, and the demands which the Java environment places on an execution platform, may change this situation. This means that language specific architectures may in the future become more popular as a Java-oriented architecture is likely to be more efficient in executing Java than a general-purpose microprocessor.

Java is a young technology and has been designed to run on a variety of computing platforms, but the benefits of using dedicated special-purpose architectures have been apparent from the outset. SUN MicrosystemsTM, the originators of Java, have developed a microprocessor core called picoJavaTM. This core is targeted toward the high-end of the computer market, i.e. it is intended for use in large desktop computer type applications.

picoJava™ is large, complex and power-hungry, making it unsuitable for smaller, embedded types of applications.

Certain similarities between the Java Virtual Machine and the Forth programming language have led manufacturers of Forth chips to re-brand their chips as Java chips. While some Forth chips are better at implementing Java than other general-purpose microprocessors, differences between the Java Virtual Machine and Forth ensure that a dedicated Java microprocessor will generally outperform a Forth microprocessor.

Embedded systems often operate under stringent real-time constraints. In particular, the interrupt latency of a processor is a critical parameter. With complex microcoded instructions, interrupt latency can be on the order of several dozen or even hundreds of clock cycles.

SUMMARY OF THE INVENTION

It is an object of the present invention to provide a high-performance, virtual machine tailored microprocessor with a reduced transistor count compared to other processors, such as existing Java processors.

It is also an object of this invention to provide a high-performance microprocessor, which has the low interrupt latency necessary in many real-time embedded systems.

It is a further object of the invention to provide extremely good code density for high-level language generated programs.

It is a further object of the invention to simplify the translation process from a machine independent bytecode representation of a program, such as the Java Virtual Machine bytecodes, to the microprocessor's instruction set, so that "on the fly" application program loaders, such as the Java class loaders, can be implemented at minimal cost.

It is a further object of the invention to provide a means for the microprocessor to communicate with other microprocessors via a local area network, and to enable software upgrades to be performed remotely over the network.

It is a further object of the invention to provide the means for the microprocessor to interface directly to a dedicated slave co-processor (such as a numeric co-processor, a digital signal processor (DSP), a special purpose communication processor, etc.) so that special purpose systems can be easily implemented.

According to a first aspect of the present invention there is provided a microprocessor system comprising:

a central processing unit;

an instruction memory for storing a sequence of instructions which correspond either to a fixed and predefined operation or to a user defined operation; and

means for fetching each stored instruction in turn and for analysing each instruction to determine whether an instruction corresponds either to a fixed and predefined operation or to a user defined operation and, in the former case, for passing the instruction to the central processing unit for execution or, in the latter case, for calling a subroutine corresponding to the instruction.

Preferably, instructions corresponding to fixed and predefined operations are distinguished from instructions corresponding to user defined operations by a bit in a predefined bit position of the instruction code. Thus, the means for analysing each stored instruction is arranged to check for the presence of a bit in that bit position.

Preferably, the microprocessor system comprises a data memory arranged in use to store code defining said subroutines. More preferably, the system comprises means for generating an address corresponding to the location of a subroutine if an instruction corresponds to user defined operations. Where said distinguishing bit is the most significant bit of the instruction code, this means is arranged to shift the code to the left by one or more bits. Preferably, the microprocessor comprises a program counter register which is arranged to load the bit shifted instruction.

Preferably, the microprocessor system comprises a hardware stack arranged in use to store a return address when a subroutine is entered, the return address pointing to the next instruction in the instruction memory when execution of the subroutine is completed.

Preferably, the central processing unit, instruction memory, data memory, hardware stack, and program counter are all coupled to a common bus. More preferably, all of these components including the bus are integrated onto a single chip.

Preferably, the instruction memory is arranged to hold 8-bit wide instructions, whilst the data memory is arranged to hold 32-bit data values.

Preferably, the central processing unit contains an arithmetic logic unit and a data stack. The top two elements of the data stack are connected to the inputs of the arithmetic logic unit and the output of the arithmetic logic unit is connected to an internal data bus.

Preferably, the top three elements of the data stack contain special-purpose circuits, which enable the efficient (single cycle) execution of seven primitive stack operations directly in hardware. The remaining data stack elements are simple shift registers.

Preferably, the microprocessor system has a means for recognising a "fast return" instruction "folded" with a regular instruction, by utilising circuitry which decodes the "fast call" bit in the 8-bit bytecode and another dedicated bit (or bits) in the 8-bit bytecode.

More preferably, this other bit (or bits) is (are) the second (and subsequent) most significant bit(s) in the 8-bit bytecode.

Preferably, the microprocessor contains a dedicated register called the *Parameter Pool Pointer*, together with associated circuitry and several dedicated instructions for storing and accessing 32-bit quantities in data memory using short (8-bit or 16-bit) offsets. This mechanism allows the efficient implementation of local (dynamic) variables in block and object oriented languages.

Preferably, the microprocessor contains a dedicated register called the *Global Constant*Pool Pointer, together with associated circuitry and dedicated instructions for storing and

accessing 32-bit quantities in data memory using short (8-bit or 16-bit) offsets. This mechanism allows the efficient implementation of 32-bit literal constants, which are global to all execution contexts, using only an 8-bit or 16-bit bytecode extension.

Preferably, the microprocessor contains a dedicated register called the *Local Constant Pool Pointer*, together with associated circuitry and dedicated instructions for storing and accessing 32-bit quantities in data memory using short (8-bit or 16-bit) offsets. This allows the efficient implementation of 32-bit literal constants, which are local to a particular execution context.

Preferably, the microprocessor contains a dedicated register called the *Extension Stack*Pointer, together with dedicated circuits, which is used to spill data stack elements into data memory, and to refill the data stack from data memory.

Preferably, the microprocessor contains dedicated circuitry, to efficiently implement a subroutine call via an in-memory jump table, which is essential for an efficient implementation of dynamic method dispatch in object oriented programming languages. In a preferred embodiment of this invention this language would be the Java programming language.

Preferably, the microprocessor contains dedicated circuitry and instruction to improve the efficiency of exception handlers.

Preferably, the microprocessor contains dedicated hardware mechanisms to allow the efficient implementation of a variety of garbage-collection algorithms, which are essential in many object-oriented systems, such as Java.

Preferably, the microprocessor contains circuits for interfacing the microprocessor to a data network and to allow the microprocessor's software to be dynamically upgraded over that network.

Preferably, the microprocessor contains a means for communicating with a special-purpose co-processor, such as a DSP processor or a math processor. The co-processor can be integrated on the same silicon die as the microprocessor, or can be located off-chip.

According to a second aspect of the present invention there is provided a method of processing a set of instructions in a microprocessor system, the method comprising:

extracting instructions in sequence from an instruction memory, where said instructions correspond either to a fixed and predefined operation or to a user defined operation;

analysing each extracted instruction to determine whether the instruction corresponds either to a fixed and predefined operation or to a user defined operation;

in the former case, passing the instruction to the central processing unit for execution; and

in the latter case, calling a subroutine corresponding to the instruction.

According to a third aspect of the present invention there is provided a microprocessor system comprising a central processing unit, an 8-bit wide bytecode memory, a 32-bit data memory, and busses connecting the central processing unit with the two memories.

For a better understanding of the present invention and in order to show how the same may be carried into effect reference will now be made, by way of example, to the accompanying drawings, in which:

BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 illustrates schematically a microprocessor system;

Figure 2 illustrates schematically a fast subroutine call mechanism of the system of Figure 1;

Figure 3 illustrates schematically a the folding of a subroutine return operation in the system of Figure 1;

Figure 4 illustrates schematically immediate operand decode logic of the system of Figure 1; and

Figure 5 illustrates schematically a data stack of the system of Figure 1.

DETAILED DESCRIPTION OF THE INVENTION

Figure 1 shows a block diagram of a microprocessor 10. It is seen that the microprocessor 10 has a simple architecture. The central processing unit is connected to two memories: an 8-bit wide Bytecode Memory 100 and a 32-bit wide Data Memory 114. The CPU contains a main Arithmetic Logic Unit 103 and two hardware stacks: the Return Stack 104 and the Data Stack 108. The top two elements of the Data Stack 108 are connected directly to the inputs of the ALU 103. The CPU also contains an 8-bit Instruction Register 101 for latching the currently executing instruction bytecode, and an Immediate Operand circuit 102 which connects the output of the Bytecode Memory to the CPU's Internal Data Bus 115. The CPU also contains a Program Counter register 105, which is connected to the input of the Bytecode Memory Address ALU 106 and also to the input and output ports of the Return Stack 104. The output of the operand circuit 102 is coupled back to the input of the Bytecode Memory 100, together with an output from the Bytecode Memory Address ALU 106, via a multiplexer 107.

-In addition to the above, the CPU also contains four dedicated address registers, namely the Global Constant Pool Pointer 109, the Local Constant Pool Pointer 110, the Extension Stack Pointer 111, and the Parameter Pool Pointer 112. The read ports of the address registers are connected to the input of the Data Memory Address ALU 113.

Figure 2 shows a block diagram of the fast subroutine call mechanism. The microprocessor instruction fetch logic includes a circuit which distinguishes a bit 150 (the most significant bit in a preferred embodiment of the invention) in the 8-bit instruction register 101 which latches a bytecode fetched from a bytecode memory 100. If the bit 150 is active, the microprocessor program counter is loaded with the output of the Address Generator circuit 151 which uses the remaining 7 bits of the bytecode to produce an address. In a preferred embodiment of the invention, the circuit 151 shifts the low 7 bits left by two bits. The program counter register load is determined by the control signal on gate 152. At the same time, the current value of the program counter 105 is stored in the on-chip return stack 104. This sequence of actions is performed in a single clock cycle, and is equivalent to a fast subroutine call to one of 128 possible locations.

Figure 3 shows the block diagram of the circuit implementing the folding of a subroutine return operation with a regular instruction. The microprocessor instruction decode logic includes a circuit which tests two bits 150, 200 in the 8-bit instruction register 101 which latches a bytecode fetched from bytecode memory, and controls a circuit 201, which reloads the program counter register from the top of the return stack. In a preferred embodiment of the invention the two bits would be the two most significant bits in the 8-bit bytecode. This action is performed in parallel with normal instruction execution, and means that any (regular) instruction of the microprocessor can be "folded" with a return from subroutine operation, effectively providing a zero-overhead operation.

The fast call/fast return features of the microprocessor allow very short instruction sequences to be encoded as 8-bit user-defined bytecodes. This feature is a key to providing good code density and also good interrupt latency, since the "macro" instructions are composed of a sequence of simple (RISC-like) machine instructions of the microprocessor, and can be interrupted without problems.

The instruction fetch logic of the microprocessor includes a circuit, shown in Figure 4, which allows a bytecode to be followed by a single 8-bit immediate value. This immediate value is read from bytecode memory 100 and latched in the immediate operand module 102. Depending on the bytecode, this 8-bit value can be combined with one of the address registers 109, 110, 111, 112, shown in Figure 4 as reference numeral 250, to provide an address into data memory, from which a full 32-bit immediate value is fetched.

The organisation of the Data Stack is shown in Figure 5. The Data Stack is under the control of a Stack Operation Control Unit 302. The top three data stack entries 300 are different from the remaining stack entries 301 and are provided with special-purpose circuits, which enable them to execute seven primitive stack manipulation operations directly in hardware in one clock cycle. The top two elements of the Data Stack are connected to the inputs of the microprocessor's Arithmetic Logic Unit 103. The stack manipulation primitives have been selected to either directly correspond to some Java Virtual Machine stack manipulation instructions, and to allow the composition of the

remaining Java Virtual Machine instructions from two or three primitives. The primitive operations are:

• POP Remove the top stack element

• DUP Duplicate the top stack element

• OVER Copy the second stack element over the top stack element

• SWAP Swap the top two stack elements

• LROT Rotate the top 3 stack elements left

• RROT Rotate the top 3 stack elements right

• TOVER Copy the third stack element over the top stack element

The remaining Data Stack elements 301 are implemented as a simple array of 32 by n shift registers.

Object-oriented languages, such as Java, require the efficient implementation of local (or dynamic) variables. The microprocessor here described supports the concept of a *Parameter Pool*. A parameter pool is an area of data (32-bit) memory, with individually addressable locations. The addresses of the individual locations are small positive integers. The Parameter Pool is implemented using a dedicated pointer register called the *Parameter Pool Pointer* register. Hardware mechanisms are provided for transferring data from the data stack to the Parameter Pool, and for accessing and storing individual elements in the pool using either a short (8-bit) offset in the bytecode stream, or a 32-bit offset from the top of the data stack.

A 32-bit architecture requires 32-bit literal constant operands to be included in the instruction set. Current practice in bytecoded architectures is to embed the literal constant in the bytecode stream. This increases the code size, and makes the instruction decoding circuits more complex. The approach taken with the present microprocessor is the provision of *constant pools*, which hold the values of the literal constants. Two pools are provided for each execution context. A *Global Constant Pool* contains literal constants common to all execution contexts (the most commonly occurring constants, plus constants for the operation of the virtual machine). A *Local Constant Pool* contains literal constants

specific to a particular execution context. The constant pools are implemented using two dedicated pointer registers: the Global Constant Pool Pointer register and the Local Constant Pool Pointer register. Hardware mechanisms are provided to enable the initialisation of the constant pools and the efficient retrieval of any constant from the pools using an 8-bit offset in the bytecode stream, or a 32-bit offset from the top of data stack.

The on-chip data stack is used for expression evaluation. In a preferred embodiment of the invention the depth is equal to 8, which is adequate for most situations. The (relatively) shallow depth of the data stack makes context switching faster, since in the case in question only at most 8 elements need to be spilled into memory. In some cases, the number of elements on the data stack may exceed 8, causing stack overflow. To deal with this situation a dedicated register, called the *Extension Stack Pointer* is provided, together with dedicated circuits for loading/storing the bottom element of the data stack in data memory, according to the address stored in the Extension Stack Pointer.

Object oriented languages use dynamic method dispatch very extensively. The present microprocessor implements dynamic method dispatch using subroutine calls via a jump table. This operation is performed using a built-in instruction of the microprocessor.

Many modern programming languages, such as Java, include facilities for defining exception handlers. The present microprocessor has instructions and dedicated circuits to improve the efficiency of the implementation of exception handlers.

Modern high-level programming languages, such as Java, use sophisticated memory management techniques based on garbage collection. The present microprocessor contains circuits, which allow the efficient implementation of a variety of garbage collection algorithms, for different application areas.

Since the "semantic gap" between the microprocessor here described and typical stack-based virtual machine architectures is small, it is possible to implement very simple dynamic loaders, which allow machine-independent application code (such as software upgrades) for the microprocessor to be downloaded over a local data network. In a preferred embodiment of the invention, the machine-independent code would be the Java

class file format. For this reason, the microprocessor contains a unit for connecting the processor to a local area network.

Many modern embedded systems consist of a control module and a data-processing module. The control module is usually implemented by a general-purpose microprocessor, while the data processing part is implemented by a dedicated hardware processor. Depending on the application area, the dedicated hardware processor can be a digital signal processing (DSP) processor, or a special-purpose math co-processor. To allow the present microprocessor to be used in such situations, special purpose instructions have been provided in the microprocessor, together with dedicated circuitry enabling the processor to directly interface to a wide variety of special-purpose co-processors.

The microprocessor described above has the following important distinguishing features:

- Low transistor count and low power dissipation for use in small embedded systems
- Unique two-level architecture involving a fast *micro machine* and a slower *macro machine*
- Modified Harvard architecture with an 8-bit wide bytecode memory and a 32-bit wide data memory.
- Bytecode (0-operand) instruction set for maximum code density.
- 32-bit internal architecture.
- A 32-bit wide hardware operand stack coupled to the ALU, with automatic fill/spill unit.
- A 32-bit wide hardware return (subroutine) stack, with automatic fill/spill unit.
- RISC-like instruction set, with most instructions executing in a single cycle.
- Zero-overhead subroutine return instruction which can be "folded" with other instructions.
- 128 user-programmable bytecodes facilitating the efficient creation of virtual machines.
- Hardware support for the efficient execution of high-level languages, such as Java.
- Global and local constant pools, allowing the specification of 32-bit immediate constants using short offsets in the bytecode stream.
- Parameter pool, allowing the efficient implementation of local variables.

- Hardware and instructions for dynamic method dispatch
- Hardware and instructions for the efficient implementation of software exceptions
- Hardware support for garbage collection algorithms
- Interface to a local area network for dynamic upgrading of the application software
- Hardware interface to a variety of on- and off-chip co-processors

It will be appreciated by the person of skill in the art that various modifications may be made to the above described embodiments without departing from the scope of the present invention.




Figure 4